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Abstract
FFT, FMM, and multigrid methods are widely used fast and highly scalable solvers for elliptic PDEs. How-
ever, emerging large-scale computing systems are introducing challenges in comparison to current petascale
computers. Recent efforts [1] have identified several constraints in the design of exascale software that
include massive concurrency, resilience management, exploiting the high performance of heterogeneous sys-
tems, energy efficiency, and utilizing the deeper and more complex memory hierarchy expected at exascale.
In this paper, we perform a model-based comparison of the FFT, FMM, and multigrid methods in the
context of these projected constraints. In addition we use performance models to offer predictions about
the expected performance on upcoming exascale system configurations based on current technology trends.
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1. Introduction
Elliptic PDEs arise in many applications in computational science and engineering. Classic examples are
found in computational astrophysics, fluid dynamics, molecular dynamics, plasma physics, and many other
areas. The rapid solution of elliptic PDEs remains of wide interest and often represents a significant portion
of simulation time.
The fast Fourier transform (FFT), the fast multipole method (FMM), and multigrid methods (MG) are
widely used fast and highly scalable solvers for elliptic PDEs. The FFT, FMM, and MG methods have been
used in a wide variety of scientific computing applications such as particle-in-cell methods, the calculation
of long-range (electrostatic) interactions in many-particle systems, such as molecular dynamics and Monte
Carlo sampling [2], and in signal analysis. The performance expectations of these methods helps guide
algorithmic changes and optimizations to enable migration to exascale systems, as well as to help identify
potential bottlenecks in exascale architectures. In addition, modeling helps assess the trade-offs at extreme
scales, which can assist in choosing optimal methods and parameters for a given application and specific
machine architecture.
Each method has advantages and disadvantages, and all have their place as PDE solvers. Generally, the
FFT is used for uniform discretizations, FMM and geometric MG are efficient solvers on irregular grids with
local features or discontinuities, and algebraic MG can handle arbitrary geometries, variable coefficients,
and general boundary conditions. The focus of this study is on FFT, FMM, and geometric MG, although
several observations extend to an algebraic setting as well [3].
One aim of the International Exascale Software Project (IESP) is to enable the development of ap-
plications that exploit the full performance of exascale computing platforms [1]. Although these exascale
platforms are not yet fully specified, it is widely believed that they will require significant changes in com-
puting hardware architecture relative to the current petascale systems. The IESP roadmap reports that
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technology trends impose severe constraints on the design of an exascale software. Issues that are expected
to affect system software and applications at exascale are summarized as
Concurrency: Future supercomputing performance will depend mainly on increases in system scale. Pro-
cessor counts of one million or more for current systems [4] whereas exascale systems are likely to
incorporate one billion processing cores, assuming GHz technology. As a result, this 1000× increase in
concurrency necessitates new paradigms for computing for large-scale scientific applications to ensure
extrapolated scalability.
Resiliency: The exponential increase in core counts expected at exascale will lead to increases in the
number of routers, switches, interconnects, and memory systems. Consequently, resilience will be a
challenge for HPC applications on future exascale systems.
Heterogeneity: As accelerators advance in both performance and energy efficiency, heterogeneity has
became a critical ingredient in the pursuit of exascale computing. Exploiting the performance of these
heterogeneous systems is a challenge for many methods.
Energy: Power is a major challenge. Achieving an exaFLOP of sustained computation will be limited
to 20 MW of power, whereas current petascale systems would require 100 MW if extended to this
scale1. This imposes design constraints on both the hardware and software to improve the overall
efficiency. Likewise, exascale algorithms need to focus on maximizing the achieved ratio of performance
to power/energy consumption (power/energy efficiency), rather than focusing on raw performance
alone.
Memory: The memory hierarchy is expected to change at exascale based on both new packaging capabilities
and new technologies to provide the memory bandwidth and capacity required at exascale. Changes in
the memory hierarchy will affect programming models and optimizations, and ultimately performance.
In this manuscript, we perform model-based comparison of the FFT, FMM, and MG methods vis-a`-
vis these challenges. We also use performance models to estimate the performance on hypothetical future
systems based on current technology trends. The rest of the manuscript is organized as follows. A short
description of the FFT, FMM, and MG methods is provided in Section 2. In the following sections, we
present, compare, and discuss the performance of these methods relative to the exascale constraints imposed
by technology trends. These constraints are: concurrency (Section 4), resiliency (Section 5), heterogene-
ity (Section 6), energy (Section 7), and memory (Section 8). Observations and conclusions are drawn in
Sections 9 and 10, respectively.
2. Methods
In this section we provide a brief description of FFT, FMM, and MG, in order to establish notation and
as preamble to the performance analysis.
2.1. Fast Fourier Transform
The FFT is an algorithm for computing the N -point Discrete Fourier Transform (DFT) with O(N logN)
computational complexity. Let x = (x1, x2, . . . , xN ) be a vector of N complex numbers, the 1-D DFT of x
is defined as
xˆk =
N∑
j=1
xje
−i 2pikN j . (1)
The 3-D FFT is performed as three successive sets of independent 1-D FFTs.
1For example, the Piz Daint supercomputer, which is ranked third and tenth on the TOP500 and Green500 lists, respectively,
and has power efficiency of 10.398 GFLOPs/W. An exascale machine with the same power efficiency will require 96 MW per
exaFLOP.
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Figure 1: Illustration of the 3-D FFT calculation flow using pencil decomposition.
2.1.1. Parallel Domain Decomposition
To compute the parallel 3-D FFT, the computational domain is decomposed across processors. There are
two popular decomposition strategies for parallel computation: the slab decomposition (1-D decomposition)
and the pencil decomposition (2-D decomposition).
In the case of a slab decomposition a 3-D array is partitioned into slabs along one axis so that each
processor consists of
3√
N
P × 3
√
N × 3√N points. This decomposition scheme is unsuitable for massively
parallel supercomputer as the number of processors that can be used is limited by the number of slabs. In
contrast, in pencil decomposition (a 2-D decomposition) a 3-D array is partitioned in two dimensions, which
allows the number of processors to increase. Two of the three dimensions of the cube are divided by
√
P .
Hence, each processor has
3√
N√
P
× 3
√
N√
P
× 3√N points. A pencil decomposition is used in the current analysis.
2.1.2. FFT Calculation Flow
The pencil decomposition of a 3-D FFT consists of three computation phases separated by two all-to-all
communication phases. Each computation phase computes 3
√
N× 3√N 1-D FFTs of size 3√N in parallel. Each
all-to-all communication requires O(√P ) exchanges for the transpose between pencil-shaped subdomains on
P processes. This calculation flow is illustrated in Figure 1.
The solution of the Poisson equation −∆u = f based on FFT is
x = xˆ−1(fˆ/|k|2), (2)
where fˆ is the Fourier transform of f and xˆ−1 is the inverse Fourier transform of x. Thus, solving the
Poisson equation using Fourier transform can be broken down into three steps: 1) compute the FFT of f ;
2) scale fˆ by |k|2 in Fourier space; and 3) compute the inverse Fourier transform of the result.
2.2. Fast Multipole Method
N -body problems are used to simulate physical systems of particles interaction under physical or elec-
tromagnetic field [5]. The N -body problem can be represented by the sum
f(yj) =
N∑
i=1
wiK(yj , xi), (3)
where f(yj) represents a field value evaluated at a point yj that is generated by the influence of sources
located at the set of centers {xi}. {xi} is the set of source points with weights given by wi, {yj} is the set
of evaluation points, and K(y, x) is the kernel that governs the interactions between evaluation and source
points.
The direct approach to simulate the N -body problem evaluates all pair-wise interactions among the
points which results in a computational complexity of O(N2). This complexity is prohibitively expensive
even for modestly large data sets. For simulations with large data sets, many faster algorithms have been
invented, e.g., tree code [6] and fast multipole methods [5]. The fast algorithms cluster points at successive
levels of spatial refinement. The tree code clusters the far points and achieves O(N logN) complexity. The
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Figure 2: Decomposition of a 2-D computational domain into a quad-tree.
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Figure 3: Illustration of the FMM kernels: P2M (Point-to-Multipole), M2M (Multipole-to-Multipole), M2L (Multipole-to-
Local), L2L (Local-to-Local), L2P (Local-to-Point), and P2P (Point-to-Point).
further apart the points, the larger the interaction groups into which they are clustered. On the other
hand, FMM divides the computational domain into near-domain and far-domain and computes interactions
between clusters by means of local and multipole expansions, providing O(N) complexity. Other N -body
approaches follow a similar strategy [7, 8]. FMM is more than an N -body solver, however. Recent efforts to
view the FMM as an elliptic PDE solver have opened the possibility to use it as a preconditioner for even
a broader range of applications [9].
2.2.1. Hierarchical Domain Decomposition
The first step of the FMM algorithm is the decomposition of the computational domain. This spatial
decomposition is accomplished by a hierarchical subdivision of the space associated with a tree structure.
The 3-D spatial domain of FMM is represented by oct-trees, where the space is recursively subdivided into
eight boxes until the finest level of refinement or “leaf level”. Figure 2 illustrates an example of a hierarchical
space decomposition for a 2-D domain that is associated with a quad-tree structure.
2.2.2. The FMM Calculation Flow
The FMM calculation begins by transforming the mass/charge of the source points into multipole ex-
pansions by means of a Point-to-Multipole kernel (P2M). Then, the multipole expansions are translated to
the center of larger boxes using a Multipole-to-Multipole kernel (M2M). FMM calculates the influence of the
4
Table 1: Amount of communication in FMM.
Boxes to send / level
Global M2L 26× 8
Local M2L (2i + 4)
3 − 8i
Local P2P (2i + 2)
3 − 8i
𝐴"𝑥" = 𝑏"𝑟" = 𝑏" − 𝐴"𝑥"
𝐴("𝑒(" = 𝑟("?̃?(" = 𝑟(" − 𝐴("𝑒(" 𝑒(" ← 𝑒(" + ?̃?("𝐴("𝑒(" = 𝑟("
𝑥" ← 𝑥" + 𝑒"𝐴"𝑥" = 𝑏"
restriction interpolation
restriction interpolation
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Figure 4: Illustration of the multigrid V-cycle.
multipoles on the target points in three steps: (1) translation of the multipole expansions to local expansions
between well-separated boxes using a Multipole-to-Local kernel (M2L); (2) translation of local expansions to
smaller boxes using a Local-to-Local kernel (L2L); and (3) translation of the effect of local expansions in the
far field onto target points using a Local-to-Point kernel (L2P). All-pairs interaction is used to calculate the
near field influence on the target points by means of a Point-to-Point kernel (P2P). Figure 3 illustrates the
FMM main kernels: Point-to-Multipole (P2M), Multipole-to-Multipole (M2M), Multipole-to-Local (M2L),
Local-to-Local (L2L), Local-to-Point (L2P), and Point-to-Point (P2P). The dominant kernels of the FMM
calculation are P2P and M2L.
2.2.3. FMM Communication Scheme
In this study, we adopt a tree structure that is similar to the one described in [10, 11] where FMM uses a
separate tree structure for the local and global trees. Each leaf of the global tree is a root of a local tree for
a particular MPI process. Therefore, the depth of the global tree depends only on the number of processes
P and grows with log8(P ) in 3-D. Each MPI process stores only the local tree, which depth grows with
log8(N/P ), and communicates the halo region at each level of the local and global tree. Table 1 shows the
number of boxes that are sent at the “Global M2L”, “Local M2L”, and “Local P2P” phases where i refers
to the level in the local tree.
2.3. Multigrid
Multigrid methods are among the most effective solvers for a wide range of problems. They target
solution of a sparse linear system Ax = b with N unknowns in a computational complexity of O(N). The
basic idea behind MG is to use a sequence of coarse grids to accelerate convergence of the fine grid solution.
The building blocks of the multigrid method are the smoothing, restriction, and interpolation operators.
These are usually 3-D stencil operations on a structured grid in the case of geometric multigrid (GMG) and
sparse matrix-vector multiplications (SpMV) in algebraic multigrid (AMG). In the current study, multigrid
refers to the geometric multigrid.
The V-cycle, shown in Figure 4, is the standard process of a multigrid solver. Starting at the finest
structured grid, a smoothing operation is applied to reduce high-frequency errors followed by a transfer of
the residual to the next coarser grid. This process is repeated until the coarsest level is reached, at which
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Figure 5: Hardware trends.
point the linear system is solved with a direct solver. The error is then interpolated back to the finest grid.
The V-cycle is mainly dominated by the smoothing and residual operations on each level.
A multigrid solver is constructed by repeated application of a V-cycle. The number of V-cycles required
to reduce the norm of the error by a given tolerance  is estimated by
itr
MG
=
log 
log ρ
, (4)
where ρ is the convergence rate. Generally, the convergence rate is bounded by ((κ− 1)/κ)µ where µ is the
number of smoothing steps and κ is the condition number of the matrix A [12].
3. Exascale Projection
In this paper we consider exascale systems built from hypothetical processors based on extrapolating
current technology trends. We assume that in 2025, we will be able to build a 7 exaFLOP/s (double-
precision) system. This section describes how we project these hypothetical CPU-based and GPU-based
exascale systems. Similar concept was applied in 2010 by [13].
We collect CPUs and GPUs peak performance, memory bandwidth, and number of cores per processor
for the period 2007 − 2017. Linear regression is then used to find the doubling-time estimate for each
parameter, as shown in Figure 5. For the network link bandwidth, we begin with the data collected in [13],
which covers the period 1986− 2012. We then collect the same data for systems that made the Top500 list
since 2012.
Table 2 shows processor architecture projections, from starting values on the Argonne National Labo-
ratory’s Cooley (GPU-based) and KAUSTs Shaheen II system (CPU-based), both delivered in 2015. The
value “Processors” count is scaled to reflect a 7 PFLOP/s machine.
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Table 2: Processor architecture projections.
Parameter
2015 values Doubling time 10-year
Value
(in years) increase factor
Processor 1/tcpu 588.8 GF/s 2.0 32× 18.8 TF/s
peak 1/tgpu 1.45 TF/s 1.47 111.6× 161.8 TF/s
Memory 1/βcpu 68 GB/s 5.2 3.8× 258 GB/s
bandwidth 1/βgpu 240 GB/s 2.98 10.2× 2.4 TB/s
Cores
ρcpu 16 3.29 8.2× 132
ρgpu 2,496 1.87 40.7× 101.6k
Fast Zcpu 40 MB 2.0 32.0× 1.3 GB
memory Zgpu 1.5 MB 48 MB
Line size
Lcpu 64 B
10.2 2.0× 128 B
Lgpu 128 B 256 B
Link
1/βlink 10 GB/s 3.0 10× 100 GB/sbandwidth
Machine
Rpeak 7 PF/s 1.0 1000.0× 7 EF/speak
Processors Pcpu 11,889 2.01 31.3× 372k
(Rpeak × t) Pgpu 4,828 3.15 9× 43.3k
4. Concurrency
To gain some insight into the solvers performance on the massively concurrent systems expected at
exascale, we derive analytical performance models that include computation and both intra- and inter-node
communication costs. The intra-node communication along with the computation cost account for the single
node performance which is a critical building-block in scalable parallel programs, whereas the inter-node
term reflects the impact of network communication on the scalability.
In this section we develop performance models for FFT, FMM, and MG on P nodes for a total problem
size of N = 3
√
N × 3√N × 3√N . Throughout, the computation time is defined as the total number of floating-
point operations, multiplied by the time per floating-point operation, tc, in seconds. Memory movement is
modeled as the total data fetched into fast memory, multiplied by the memory bandwidth inverse (βmem)
in units of seconds per element. Assuming arithmetic and memory operations are not overlapped, the total
execution time Texe is given by
Texe = Tcomp + Tmem, (5)
and with overlap, Texe is given by
Texe ≈ max(Tcomp, Tmem), (6)
where Tcomp is the computation time and Tmem is the time spent transferring data in a two-level memory
hierarchy between the main memory and cache. Texe in (6) can be rewritten as
Texe = nFLOP · tc ·max(1, Bτ
AI
), (7)
where nFLOP is the number of FLOPs, nmem is the number of main memory operations, Bτ ≡ βmem/tc is
the processor time balance, and AI ≡ nFLOP/nmem is the arithmetic intensity. In order to minimize the
execution time, AI must be larger than Bτ . This condition is referred to as the balance principle.
Inter-node communication cost is modeled using the postal model or α–βlink model for communication,
where α represents communication latency, βlink is the send time per element over the network (inverse the
link bandwidth). Using this basic model, communication cost can be represented as
Tnet = mα+ nβlink, (8)
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where m and n are the maximum number of messages and total number of elements sent by a process,
respectively.
4.1. Fast Fourier Transform
4.1.1. Computation Costs
The 1-D FFT of size 3
√
N has computation complexity of (5 3
√
N log 3
√
N) floating-point operations. Hence,
the total computation time of the 3-D FFT is
Tcomp,FFT = 3 · 5N log
3
√
N
P
· tc, (9)
This model accounts for the three computational phases where each phase consists of 3
√
N × 3√N 1-D FFTs
performed in parallel.
4.1.2. Memory Access Costs
For a cache with size Z and cache-line length L in elements, a cache-oblivious 3
√
N -point 1-D FFT incurs
Θ(1 +
3√
N
L (1 + logZ
3
√
N)) cache misses, for each transferring line of size L [13, 14]. This bound is optimal,
matching the lower bound by Hong and Kung [15] when 3
√
N is an exact power of two. Thus, the time spent
moving data between the main memory and a processor in the 3-D FFT is given by
Tmem,FFT = 3 · N logZ
3
√
N
P
· βmem. (10)
4.1.3. Network Communication Costs
In the pencil decomposed 3-D FFT, each processor performs two all-to-all communication with
√
P
other processors sending a total of NP data points at each communication phase. Hence, the FFT inter-node
communication time is approximated by
Tnet,FFT = 2 · (
√
P · α+ N
P
· βlink), (11)
where the factor of two accounts for the two communication phases. Since a fully connected network is
unlikely at exascale, a more realistic estimation of the communication cost must include the topology of
the interconnect [13]. For example, on a 3-D torus network without task-aware process placement, the
communication time is bounded by the bisection bandwidth P
2/3
βlink
. Thus
Tnet,FFT = 2 · (
√
P · α+ N
P 2/3
· βlink). (12)
4.2. Fast Multipole Method
In this section, we present analytical models for the two phases of FMM that consume most of the
calculation time: P2P and M2L. We assume a nearly uniform points distribution and therefore a full
oct-tree structure.
4.2.1. Computation Costs
P2P. Assuming q points per leaf box, the computational complexity of the P2P phase is 27q2Nq . This leads
to a computation cost of
Tcomp,P2P = 27 · qN
P
· tc. (13)
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Table 3: Asymptotic arithmetic complexity with respect to the order of expansion k for the different series expansions (3-D).
Type of expansion Complexity
Cartesian Taylor O(k6)
Cartesian Chebychev O(k6)
Spherical harmonics O(k4)
Spherical harmonics+rotation O(k3)
Spherical harmonics+FFT O(k2 log2 k)
Planewave O(k3)
Equivalent charges O(k4)
Equivalent charges+FFT O(k3 log k)
M2L. The asymptotic complexity of the M2L phase depends on the order of expansion k and the choice
of series expansion. Table 3 shows the asymptotic arithmetic complexity with respect to k for different
expansions used in fast N -body methods [16].
The kernel-independent FMM (KIFMM) [17], which uses equivalent charges and FFT, has a more precise
operations count of k3 log k + 189k3 [18]. Hence, the M2L phase of the KIFMM has a total computation
cost of
Tcomp,M2L =
Nk3 log k
q · P · tc + 189 ·
Nk3
q · P · tc, (14)
where 189 is the number of well-separated neighbors per box (63 − 33 = 189).
Another state-of-the-art FMM implementation is exaFMM [16] which uses Cartesian series expansion.
ExaFMM has operations count of 189k6. Hence
Tcomp,M2L = 189 · Nk
6
q · P · tc. (15)
4.2.2. Memory Access Costs
As shown in [18], the outer loops of the P2P and M2L computations can be modeled as sparse matrix-
vector multiplies. A cache-oblivious algorithm [19] for multiplying a sparse H ×H matrix with h non-zeros
by a vector establishes an upper bound on cache misses in the SpMV as
O(h
L
+
H
Z1/3
), (16)
for each transferring line of size L.
P2P. Applying (16) gives an upper bound on the number of cache misses for the P2P phase as follows
QP2P ≤ 4 · N
L · P + bP2P ·
N/q
L · P + 4 ·
N
L · P +
N/q
( Z4q )
1/3 · P
, (17)
where b
P2P
is the average number of source boxes in the neighbor list of a target leaf box (b
P2P
= 26 for
an interior box in a uniform distribution). The first two terms on the right-hand side of (17) refer to read
access for the source boxes and the neighbor lists for each target box, while the third term refers to the
update access for the target leaf box potentials. In P2P communication, coordinates and values of every
point belonging to the box must be sent, resulting in a multiplication factor of four. We model the dominant
access time as
Tmem,P2P =
N
P
· βmem + NL
(Z(1/3)q(2/3)) · P · βmem. (18)
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M2L. Applying (16) for the M2L phase gives an upper bound on the number of cache misses as follows
QM2L ≤ (bt + bs)f(k)
L
+
b
M2L
bt
L
+
bt(
Z¯
f(p)
)1/3 , (19)
where bt is the number of target boxes, bs is the number of source boxes, bM2L is the average number of source
boxes in the well-separated list of a target box (b
M2L
= 189 for an interior box in a uniform distribution),
f(k) is the asymptotic complexity given in Table 3, and Z¯ is the effective cache size. For Z¯, we assume that
all possible M2L translation operators (73 − 33 = 316) are computed and stored in the cache, leading to
Z¯ = Z − 316 · f(k).
Considering the higher order terms, the memory access cost of the M2L phase can be approximated by
Tmem,M2L =
Nf(k)
q · P · βmem +
Nf(k)
1/3
L
qZ¯1/3 · P · βmem. (20)
4.2.3. Network Communication Costs
P2P. The P2P communication is executing only at the lowest level of the FMM tree where each node
communicates with its 26 neighbors. In total, each node communicates one layer of halo boxes which create
a volume of (2l + 2)
3 − 8l where l = log8(N/P ). Using the α–βlink model, the inter-node communication
cost of the P2P phase can be represented by
Tnet,P2P = 26α+ nP2Pβlink, (21)
where n
P2P
is the number of elements in (((NP )
1
3 + 2)3 − NP ) leaf boxes.
M2L. Similar to the P2P phase, the number of communicating nodes in the M2L phase is always the 26
neighbors. To use the α–βlink model, we estimate the amount of data that is sent at each level of the FMM
hierarchy. Table 1 shows the number of boxes that are sent at the “Global M2L”, “Local M2L”, and “Local
P2P” phases where i refers to the level in the local tree. Thus, the communication cost of the M2L phase
at level l is represented by
T lnet,M2L = 26α+ n
l
M2L
βlink, (22)
where nl
M2L
is the number of elements sent at level l.
4.3. Multigrid
The basic building blocks of the classic geometric multigrid algorithm are all essentially stencil com-
putations. In this section, the multigrid solve time is modeled as the sum of the time spent smoothing,
restricting, and interpolating at each level as follows
TMGsolve = TS + TR + TI . (23)
In the classical multigrid there are more grid points than processors at fine levels. Hence, all processors
are active. On coarse grids, however, there are fewer grid points than processors. Therefore, some pro-
cessors excute on one grid point while others are idle. Some approaches to alleviate this problem include
redistributing the coarsest problem to a single process and redundant data distributions. We assume na¨ıve
multigrid implementation where the number of points decreases by a constant factor γ in each dimension
after each restriction operation. For simplicity of analysis, we assume restriction and interpolation require
only communication with neighbors [20].
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4.3.1. Computation Costs
The smoother is a repeated stencil application. Each smoothing step is performed η1 times before
restriction and η2 times after interpolation. Thus, the computation cost on a seven-point stencil can be
approximated by
Tcomp,S = 7η ·
( blogγ3 NP c∑
i=0
N
γ3iP
+
blogγ3 Nc∑
i=blogγ3 NP c+1
1
)
· tc, (24)
where the number of smoothing phases η = η1 + η2. In our analysis we assume one smoothing step before
restricting and one smoothing step after interpolation.
4.3.2. Memory Access Costs
A cache oblivious algorithm for 3-D stencil computations incurs at most O(N/Z1/3) cache misses for
each transferring line of size L [21]. This number of cache misses matches the lower bound of Hong and
Kung [15] within a constant factor. We apply this bound to the stencil computations within the multigrid
method. Therefore, the memory access cost of smoothing can be represented by
Tmem,S = 7η ·
( blogγ3 NP c∑
i=0
N
γ3iP
+
blogγ3 Nc∑
i=blogγ3 NP c+1
1
)
L
Z1/3
· βmem. (25)
4.3.3. Network Communication Costs
Communication within the V-cycle takes the form of nearest-neighbor halo exchanges. In the 3-D multi-
grid, each processor communicates with its six neighbors where the amount of data exchanged decreases by
a factor of c2 on each subsequent level. Thus, the communication time at level l is given by
T lnet,S = T
l
net,R = T
l
net,I = 6α+
6(N/P )2/3
γ2l
· βlink. (26)
4.4. Models Interpretation
4.4.1. Roofline Model
Arithmetic intensity (AI) is the ratio of total floating-point operations (FLOPs) to total data movement
(Bytes). Applications with low arithmetic intensity are typically memory-bound. This means their execution
time is limited by the speed at which data can be moved rather than the speed at which computations can
be performed, as in compute-bound applications. Hence, memory-bound applications achieve only a small
percentage of the theoretical peak performance of the underlying hardware.
The roofline model can be used to assess the quality of attained floating-point performance (GFLOP/s)
by combining machine peak performance, machine sustained bandwidth, and arithmetic intensity as follows
Attainable (GFLOP/s) = min(Peak (GFLOP/s),Memory BW×AI). (27)
Figure 6 shows a roofline model along with the arithmetic intensity of various phases of the FFT, FMM,
and MG methods. The ridge point on the roofline model is the processor balance point. All intensities to
the left of the balance point are memory bound, whereas all to the right are compute bound. Comparing
the three methods shows that the FMM computations have higher arithmetic intensity due to its matrix-
free nature. On the other hand, SpMV and stencil operations, which are the basic building blocks of the
classic algebraic and geometric multigrid methods, have low arithmetic intensities. The 3-D FFT has an
intermediate arithmetic intensity that grows slowly with the problem size.
In order to understand the relation between computation time and arithmetic intensity, the algorithmic
efficiency must be taken into account. Using (7), Figure 7 shows that computation time is independent
of the algorithmic computational complexity up until the processor balance point. Beyond that point, it
increases as a function of the algorithmic complexity.
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Figure 6: Roofline model and computation intensity of various phases of the FFT, FMM, and MG methods with N = (32K)3.
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Figure 7: Execution time (normalized to nFLOP) for various computational complexities.
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4.4.2. Projecting Forward
Figure 6 also shows the roofline model of a possible future CPU processor. The characteristics of the
processor are based on extrapolating historical technology trends. These trends are summarized in Table 2.
From Figure 6 we observe that although FMM is compute-bound on contemporary systems, it could become
memory-bound at exascale.
5. Resiliency
To assess the resilience of FFT, FMM, and MG, we quantify the vulnerability of the data structures and
communication patterns used within these methods.
For data structures, we use the data vulnerability factor (DV F ) introduced in [22]. The DV F for a
specific data structure (DV Fd) is defined as
DV Fd = FIT × Texe × Sd ×Nha, (28)
where FIT is the failure in time (failures per billion hours per Mbit), Texe is the application execution time,
Sd is the size of the data structure, and Nha is the number of accesses to the hardware (main memory in
this study). To estimate Nha, we use the number of cache misses approximated for FFT, FMM, and MG in
Section 4.
The DVF of an application (DV Fa) can be calculated by
DV Fa =
D∑
i=1
DV Fdi , (29)
where D is the number of major data structures in the application.
For communication, we introduce the communication vulnerability factor (CV F ) which reflects the
communication pattern and network characteristics. The CV F for a specific kernel (CV Fk) is defined as
CV Fk = m× Tnet ×RFn, (30)
where m is the maximum number of messages sent, Tnet is the application communication time, and RFn
is the network resilience factor defined for uniform deterministic traffic [23] as follows
RFn = h¯pe + bp
2
b , (31)
where h¯ is the average route length and pe is the effective link failure probability given by
pe = apa + 2bpb − bp2b , (32)
where a is the probability of the occurrence of an event A that can only affect the status of a link, b is the
probability of the occurrence of an event B that can affect the status of all the links incident at a node, and
pa and pb are the probability that events A and B, respectively, can lead to link failure. Here, we define h¯
as the diameter of the network formed by P nodes.
For multilevel methods, the CV F is calculated at each level individually. Thus, the application CV Fa
is given by
CV Fa =
K∑
k=1
CV Fk, (33)
where K is the number of key kernels in the application and CV Fk is given by
CV Fk =
L∑
l=1
CV F lk, (34)
where L is the number of levels.
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Figure 8: Data vulnerability factors of FFT, FMM, and MG.
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Figure 9: Communication vulnerability factors of FFT, FMM, and MG
5.1. Models Interpretation
5.1.1. Data Structures Vulnerability
Figure 8 shows the DVF of the FFT, FMM, and MG methods. FMM has random memory access pattern
as memory accesses to the tree are random. FFT and MG, on the other had, have template-based memory
access pattern where accesses to elements of the data structure mesh follow specific topology or stencil
information instead of arbitrarily constructed. Figure 8 shows that algorithms with random memory access
pattern, such as FMM, have higher DVF than algorithms with template-based memory access pattern, such
as FFT and MG. Therefore, the FMM data structures are more sensitive to memory errors compared to
FFT and MG. These observations are consistent with the ones in [22].
5.1.2. Communication Vulnerability
The communication vulnerability factors of FFT, FMM, and MG are shown in Figure 9. As expected,
the all-to-all communication pattern of FFT makes it more sensitive to network failures compared to the
hierarchical methods, FMM and MG. The hierarchical nature of FMM and MG reduces the O(√P ) commu-
nication complexity of FFT to O(logP ). This communication complexity is likely to be optimal for elliptic
problems.
5.1.3. Projecting Forward
For exascale projections, we scale the problem size by the “Cores” 10-year increase factor from Table 2.
In Figures 8 and 9, the problem size per processor is N/P = 323 for 2015 and N/P = 653 for 2025. We
also scale the number of processes by the “Processors” increase factor from P = 11, 889 to P = 372k and
assume that the effective link failure probability pe remains constant over time. The results show that both
the DVF and CVF are expected to increase on future exascale systems with more drastic increase in the
DVF.
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Figure 10: Roofline model of NVIDIA Tesla GPU and computation intensity of various phases of the FFT, FMM, and MG
methods with N = (32K)3.
6. Heterogeneity
In this section we adapt the FFT, FMM, and MG execution models introduced in Section 4 to accelera-
tors. In particular, we consider NVIDIA GPUs. One of the main architectural differences between GPUs and
CPUs is the relatively small caches on GPUs which makes reusing data in the fast memory more difficult.
Another bottleneck to consider on heterogeneous systems is the the PCIe bus. Due to the high compute
capability of the GPU, the PCIe bus can have a significant impact on performance. The PCle transfer time
for n elements is given by
TPCIe(n) = nβPCIe, (35)
where βPCIe is the I/O bus bandwidth inverse in seconds per element. For FFT, FMM, and MG, the PCle
transfer time is given by
TPCIe = 2× N
P
βPCIe, (36)
where the factor of two accounts for the two ways transfer. Here, we assume that each processor has a direct
network connection, optimistically avoiding PCIe channels.
6.1. Models Interpretation
6.1.1. Roofline Model
Figure 10 shows roofline models of NVIDIA Tesla GPU and of a possible future GPU processor that
is based on extrapolating historical technology trends. Similar to the CPU exascale projection results,
Figure 10 shows that kernels that are compute-bound on contemporary systems could become memory-
bound at exascale.
6.1.2. Projecting Forward
Using the analytical models, we predict the communication time of FFT, FFM, and MG for large-scale
problems on possible future GPU- and CPU-based exascale systems. The machine characteristics of the
exascale systems are based on the trends summarized in Table 2.
Figure 11 shows the communication time of FFT, FMM, and MG split into memory and network access
costs. We consider extrapolated GPU- and CPU-based systems that have the same peak performance of 7
exaFLOPS. The GPU-based system has 43.3K processors while the CPU-based system has 372K processors.
The results show that all methods spend less time in both forms of communication on the CPU-based system.
However, this system requires almost 8.7× as many processors as the GPU-based system. This cost could
be prohibitive.
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Figure 11: Exascale projections of the FFT, FMM, and MG methods on GPU- and CPU-based systems with N = (65K)3.
Figure 11 shows that the FFT communication time is dominated by the network access cost which is
expected given the all-to-all communication pattern of FFT. On the other hand, memory access cost domi-
nates MG communication time. This implies that intra-node communication could become the bottleneck
that limits the scalability of MG on exascale systems.
7. Energy
To characterize power and energy efficiency of the FFT, FMM, and MG methods, we use the energy
roofline model introduced in [24]. This model bounds power consumption as a function of the total floating-
point operations and total amount of data moved. The energy cost (Joules) is defined by
E ≡ E
FLOP
+ E
mem
+ E0(Texe), (37)
where EFLOP is the total energy consumption of the computation, Emem is the total energy consumption of
memory traffic, and E0 is a measure of energy leakage as a function of execution time, Texe.
Suppose the energy cost is linear in Texe with a fixed constant power pi0, (37) can be written as
E = nFLOP · FLOP + nmem · mem + pi0 · Texe, (38)
where nFLOP is the number of FLOPs, nmem is the number of main memory operations, and FLOP and

mem
are fixed energy per computation and per memory operation, respectively. Defining the energy balance
B ≡ mem/FLOP , the above equation becomes
E = nFLOP · FLOP · (1 +
B
AI
+
pi0 · Texe
FLOP · nFLOP
), (39)
Using (39), Figure 12 shows the energy roofline model along with the arithmetic intensity of various
phases of FFT, FMM, and MG. The figure shows that algorithms with higher arithmetic intensity have better
energy efficiency. However, total energy consumption depends heavily on the algorithmic efficiency. Similar
to Figure 7, Figure 13 shows that total energy consumption is independent of the algorithmic computational
complexity for all intensities to the left of the processor balance point whereas energy consumption increases
as a function of the algorithmic complexity beyond that point.
7.1. Projecting Forward
Exascale systems must have power efficiency of at least 50 GFLOP/watt in order to achieve the power
target of 20 MW per exaFLOP. Figure 14 shows the power efficiency from the Green500 list of heterogeneous
CPU-GPU and CPU-only systems. To reduce bias towards small systems, we consider top CPU-GPU and
CPU-only systems on each Green500 list that also made the Top15 on the TOP500 list. Assuming that
the power efficiency will improve at the same extrapolated rate, heterogeneous supercomputers will hit the
power target before 2022 while CPU-based systems would take longer.
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Figure 12: Energy roofline model of NVIDIA GTX 580 GPU and Intel i7-950 (double-precision) along with the computation
intensity of various phases of FFT, FMM, and MG (GPU: FLOP ≈ 212 pJ per FLOP, mem ≈ 513 pJ per Byte, pi0 ≈ 122 Watts,
tc ≈ 5.1 ps per FLOP, and βmem ≈ 5.2 ps per Byte; CPU: FLOP ≈ 670 pJ per FLOP, mem ≈ 795 pJ per Byte, pi0 ≈ 122
Watts, tc ≈ 18 ps per FLOP, and βmem ≈ 39 ps per Byte [25]).
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Figure 13: Energy consumption (normalized to nFLOP) for various computational complexities.
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Table 4: Approximate bandwidths and capacities of memory subsystem.
Configuration Bandwidth Capacity
Single-Level HMC 240 GB/s per stack 16 GB per stack
Multi-Level DRAM
HBM 200 GB/s per stack 16 GB per stack
DDR 20 GB/s per channel 64 GB per DIMM
High Capacity Memory NVRAM 10 GB/s 16 TB
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Figure 15: Memory-aware roofline model of a possible exascale machine along with the computation intensity of various phases
of FFT, FMM, and multigrid methods with N = (32K)3.
8. Memory
Memory hierarchy is expected to change at exascale based on both new packaging capabilities and
new technologies to provide the required bandwidth and capacity. Local RAM and non-volatile-memory
(NVRAM) will be available either on or very close to the nodes to reduce wire delay and power consumption.
One of the leading proposed mechanism to emerge in the memory hierarchy is the 3-D stacked memory
which enables DRAM devices with much higher bandwidths than traditional DIMMs (dual in-line memory
module).
Deeper memory hierarchy is expected at exascale with each level composed of a different memory tech-
nology. One proposed memory hierarchy for exascale systems consists of [26]: a high-bandwidth 3-D stacked
memory, such as high bandwidth memory (HBM) standard or hybrid memory cube (HMC) technology, a
standard DRAM, and NVRAM memory. Approximate bandwidths and capacities of the proposed memory
subsystem are shown in Table 4.
Figure 15 shows memory-aware roofline models of the different memory technologies. Emerging 3-D
stacked DRAM devices, such as HBM and HMC, will significantly increase available memory bandwidth.
However, with the exponential increase in core counts, stacked DRAM will only move the memory wall and
is unlikely to break through it [27]. Figure 15 also shows the large difference in attainable performance
between different levels of the memory hierarchy. Exascale applications need to exploit data locality and
explicitly manage data movement to minimize the cost of memory accesses and to make the most effective
use of available bandwidth.
9. Observations
• Algorithms that are known to be compute-bound on current architectures, such as the FMM, could
become memory-bound on future CPU- and GPU-based exascale systems.
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• Execution time and energy consumption are independent of the algorithmic computational complexity
up until the processor balance point. They increase as a function of the algorithmic complexity beyond
that point.
• Heterogeneous systems are important to achieve the exascale power target of 20 MW per exaFLOP.
• It is well known that GPUs deliver more peak performance and bandwidth relative to high-end CPUs.
This performance gap is likely to increase towards exascale, as shown in Figure 16.
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Figure 16: CPU- and GPU-based roofline models.
• Emerging 3-D stacked DRAM devices will significantly increase available memory bandwidth. How-
ever, with the exponential increase in core counts, stacked DRAM will only move the memory wall
and is unlikely to break through it.
10. Conclusions
Modeling FFT, FMM, and MG relative to the exascale challenges imposed by technology trends has
contributed to our understanding of the main steps that must be taken on both application and architecture
sides to help overcoming these challenges.
On the application side:
• Rethink algorithms to reduce memory requirements. Data movement is the dominant factor that limits
performance and efficiency on contemporary architecture. Attainable floating-point performance of
memory-bound applications is limited by the memory bandwidth. Furthermore, a significant portion
of the energy consumption of modern supercomputers is caused by memory operations. Reducing
data movements leads to higher arithmetic intensity, lower memory bandwidth usage, lower energy
consumption, and better scalability with the number of cores.
• Rethink algorithms to improve arithmetic intensity. High arithmetic intensity is essential for achieving
good performance and efficiency. Possible approaches to increase the arithmetic intensity include
improving data locality, combining multiple kernels into a single high arithmetic intensity kernel, and
reducing the memory footprint by, for example, using matrix-free approaches as in the FMM.
• Design for sustainability Resilience is a major obstacle on the road to exascale. Our projections show
that resilience is expected to be a much larger issue on exascale systems than it is on current petascale
computers. New resilience paradigms are required.
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• Enable energy-efficient software. In addition to reducing memory operations and improving arithmetic
intensity, power consumption can be reduced at the software side by efficiently exploiting thread level
parallelism to ensure balance between performance gains and increases in energy consumption.
On the architectural side:
• Increasing memory bandwidth. Radical technology advances are needed to improve local memory
bandwidth.
• Enable energy-efficient computers. Ongoing research efforts to improve energy efficiency include [28]:
dynamic frequency scaling, power-aware applications, energy management throughout the hardware/
software stack, and optimization techniques for balancing performance and power. Nevertheless, dis-
ruptive technology breakthroughs are still needed to reach the exascale power target of 20 MW per
exaFLOP.
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